Beinsezii commited on
Commit
5476ea6
·
verified ·
1 Parent(s): 03eff66

Upload folder using huggingface_hub

Browse files
Files changed (5) hide show
  1. .gitattributes +4 -0
  2. README.md +11 -0
  3. imatrix.gguf +3 -0
  4. mmproj-F16.gguf +3 -0
  5. tensor_types.txt +11 -0
.gitattributes CHANGED
@@ -33,3 +33,7 @@ saved_model/**/* filter=lfs diff=lfs merge=lfs -text
33
  *.zip filter=lfs diff=lfs merge=lfs -text
34
  *.zst filter=lfs diff=lfs merge=lfs -text
35
  *tfevents* filter=lfs diff=lfs merge=lfs -text
 
 
 
 
 
33
  *.zip filter=lfs diff=lfs merge=lfs -text
34
  *.zst filter=lfs diff=lfs merge=lfs -text
35
  *tfevents* filter=lfs diff=lfs merge=lfs -text
36
+ Qwen_Qwen3.5-122B-A10B-imatrix.gguf filter=lfs diff=lfs merge=lfs -text
37
+ mmproj-F16.gguf filter=lfs diff=lfs merge=lfs -text
38
+ qwen35-122b-a10b-q80-q6k_ffn.gguf filter=lfs diff=lfs merge=lfs -text
39
+ imatrix.gguf filter=lfs diff=lfs merge=lfs -text
README.md ADDED
@@ -0,0 +1,11 @@
 
 
 
 
 
 
 
 
 
 
 
 
1
+ ---
2
+ license: mit
3
+ base_model:
4
+ - Qwen/Qwen3.8-Flash-Next
5
+ ---
6
+
7
+ **No MTP yet, will update once supported upstream**
8
+
9
+ Quant optimized for quality / speed on a Strix Halo 128GiB system. Possibly also beneficial on DGX Spark and similar systems. Refer to [tensor types](./tensor_types.txt) for the recipe.
10
+
11
+ This quant is deliberately larger than total resident memory as the ngram is expected to be mmapped to internal NVME. If you want a fully resident solution, I recommend instead just using https://huggingface.co/unsloth/Qwen3.8-Flash-Next-GGUF
imatrix.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:a5863123db1ca458727e738955bef7bfc199520aa2bee3a30142a1aff9254154
3
+ size 580038720
mmproj-F16.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:1f7b7f0b984cf065c604360c29c8098362ed61b290db0ff12c6f360bb1a8a980
3
+ size 904004000
tensor_types.txt ADDED
@@ -0,0 +1,11 @@
 
 
 
 
 
 
 
 
 
 
 
 
1
+ ssm_beta=F32
2
+ ssm_alpha=F32
3
+ hc_ffn_inject=F32
4
+ hc_attn_inject=F32
5
+ ple_conv1d=F32
6
+ nextn=Q8_0
7
+ shexp=Q8_0
8
+ hc_=Q8_0
9
+ ffn_down=Q5_1
10
+ ffn=Q5_K
11
+ .=Q8_0