Greatjedi commited on
Commit
be0ccb8
·
verified ·
1 Parent(s): 6a9a3ba

docs: Add Swift-1.5 and bytkim Qwen3.8-27B-pi Intel Arc Tuned MTP models

Browse files
Files changed (1) hide show
  1. README.md +24 -0
README.md CHANGED
@@ -20,6 +20,7 @@ tags:
20
  base_model:
21
  - empero-ai/Qwen3.8-27B-Ridge-GGUF
22
  - ISTA-DASLab/Qwen3.8-27B-GSQ-RCO-GGUF
 
23
  ---
24
 
25
  # Qwen3.8-27B Intel Arc Tuned Weights (Native Systolic DPAS GGUF)
@@ -166,6 +167,19 @@ The new **IQ3_S-MTP tuned base is ~1 GiB lighter** (14.31 GiB), buying ~1 GiB of
166
  - **Embedded MTP Included**: 90.5% draft acceptance.
167
  - ⚠️ *See Architecture Advisory below regarding Intel Arc Xe2 decode speed on sub-4 BPW weights.*
168
 
 
 
 
 
 
 
 
 
 
 
 
 
 
169
  ---
170
 
171
  ## ⚠️ CRITICAL ARCHITECTURAL ADVISORY: Sub-4 BPW Models (`3.7BPW` & `3.2BPW`) on Intel Arc
@@ -257,6 +271,16 @@ This repository provides hardware-adapted conversions specifically optimized for
257
  - **Georgi Gerganov & the llama.cpp community**: For `llama.cpp` and the open-source GGML SYCL backend.
258
  - **Intel oneAPI Team**: For the DPC++ / SYCL compiler and Level Zero runtime drivers.
259
 
 
 
 
 
 
 
 
 
 
 
260
  ---
261
 
262
  ## Methodology Notes (how these numbers were measured)
 
20
  base_model:
21
  - empero-ai/Qwen3.8-27B-Ridge-GGUF
22
  - ISTA-DASLab/Qwen3.8-27B-GSQ-RCO-GGUF
23
+ - bytkim/Qwen3.8-27B-pi
24
  ---
25
 
26
  # Qwen3.8-27B Intel Arc Tuned Weights (Native Systolic DPAS GGUF)
 
167
  - **Embedded MTP Included**: 90.5% draft acceptance.
168
  - ⚠️ *See Architecture Advisory below regarding Intel Arc Xe2 decode speed on sub-4 BPW weights.*
169
 
170
+ ### 6. `Swift-1.5-Qwen3.8-27B-GSQ-RCO-Intel-Arc-Tuned-MTP-Q4_K.gguf` (14.30 GiB) — **Swift 1.5 Fast Agentic + Embedded MTP (Q4_K)**
171
+ - Based on **Swift-1.5** fine-tuned for high-speed agentic coding, tooling, and refactoring workflows.
172
+ - Transquantized from `IQ3_S-mtp` to pure linear systolic `Q4_K` super-blocks (**0 IQ tensors**, eliminates all SYCL host dequantization stalls).
173
+ - **Embedded MTP**: Intact Layer 64 NextN prediction head (`blk.64.nextn.*`) delivering high speculative decode speed with **zero drafter VRAM**.
174
+ - Verified up to **200,000 context** with `q4_0` KV cache on Intel Arc Pro B60.
175
+
176
+ ### 7. `Qwen3.8-27B-pi-Intel-Arc-Tuned-MTP-Q4_K.gguf` (15.11 GiB) — **bytkim Qwen3.8-27B-pi GRPO Agentic + Embedded MTP (Q4_K)** ⭐
177
+ - Based on **`bytkim/Qwen3.8-27B-pi`** (GRPO-aligned deep reasoning and agentic problem solving).
178
+ - Transquantized from `IQ4_XS` to pure linear systolic `Q4_K` super-blocks (**0 IQ tensors** across all 866 tensors), eliminating the ~8.1 tok/s SYCL Level Zero non-linear vector lattice bottleneck.
179
+ - **Embedded MTP**: Intact Layer 64 NextN prediction head (`blk.64.nextn.*` in `Q4_0`) sustaining **~78–82% draft acceptance**.
180
+ - Verified up to **170,000 context** with `q4_0` KV cache on Intel Arc Pro B60.
181
+ - Superior performance on complex mathematical modeling, calculus, quantitative strategy analysis, and empirical protocol verification under `reasoningEffort: xhigh`.
182
+
183
  ---
184
 
185
  ## ⚠️ CRITICAL ARCHITECTURAL ADVISORY: Sub-4 BPW Models (`3.7BPW` & `3.2BPW`) on Intel Arc
 
271
  - **Georgi Gerganov & the llama.cpp community**: For `llama.cpp` and the open-source GGML SYCL backend.
272
  - **Intel oneAPI Team**: For the DPC++ / SYCL compiler and Level Zero runtime drivers.
273
 
274
+ ### 6. Swift-1.5 Fine-Tune
275
+ - **Swift Team**: For the Swift-1.5 agentic coding fine-tune.
276
+ - **Notice of Modification (Apache 2.0 §4b)**: Transquantized non-linear lattice tensors (`IQ3_S-mtp`) into linear systolic `Q4_K` super-blocks for Intel Arc DPAS execution.
277
+
278
+ ### 7. bytkim Qwen3.8-27B-pi
279
+ - **bytkim**: Creator of `bytkim/Qwen3.8-27B-pi` (GRPO reasoning and agentic alignment).
280
+ - **Original Weights**: [bytkim/Qwen3.8-27B-pi](https://huggingface.co/bytkim/Qwen3.8-27B-pi)
281
+ - **GGUF Quantization Source**: [bartowski/bytkim_Qwen3.8-27B-pi-GGUF](https://huggingface.co/bartowski/bytkim_Qwen3.8-27B-pi-GGUF)
282
+ - **Notice of Modification (Apache 2.0 §4b)**: Transquantized 866 tensors from non-linear `IQ4_XS` into linear systolic `Q4_K` super-blocks for Intel Arc Xe2 systolic DPAS execution, retaining the Layer 64 NextN draft head in `Q4_0`.
283
+
284
  ---
285
 
286
  ## Methodology Notes (how these numbers were measured)