muratkarahan/verilogeval-v1-codev-qc-7b-results
Updated • 40
Edit Datasets filters
Active filters: verilog
henryen/hwe-bench
Viewer • Updated • 834 • 1.08k • 1
OvertureMMXXI/HDL-RepoBench-Sample
Preview • Updated • 35
vyomaalabs/verixa-dataset
Viewer • Updated • 105k • 61
KSU-HW-SEC/SynthAgentic-Eval
Updated • 149
Rajasrl/VLSI-Dataset
Updated • 5
EvanOLeary/rtllm-shinka-evolve
Viewer • Updated • 1.84k • 41 • 1
hasankursun/soc-builder-rtl-v1
Viewer • Updated • 5k • 19.7k • 2
HPAI-BSC/NotSoTiny-26-07
Viewer • Updated • 1.15k • 57
nickh007/hw-verify
Viewer • Updated • 49 • 72
nickh007/hw-verify-paths
Viewer • Updated • 27 • 38
jpate190/VeriLM-instruct-pairs
Viewer • Updated • 874 • 17
theepicflyer/openrtlset-permissive-verified
Viewer • Updated • 13.6k • 46
Jongbin-kr/VeriReason-RTL-Coder_7b_no_reasoning_tb
Viewer • Updated • 1.89k • 88
fenggev566/Reasoning-benchmark-sim-out
Preview • Updated • 162
YasirUsman/circuit-synthesis-specs
Viewer • Updated • 50 • 39
beatsprom/semiconductor-rtl-verilog-chip-design-2026
Viewer • Updated • 1k • 35