Commit History

card: say the CTIBench TSVs aren't bundled and where to get them
1f48d18
verified

skyuu72 commited on

harness.zip: add run_ctibench.py + the run_eval.py that actually has --no-system
e6b8548
verified

skyuu72 commited on

eval: ship the exact harness + raw prompt/response outputs behind every card number
073c743
verified

skyuu72 commited on

card: add At a glance, use/don't-use box, Reproducibility section
967ebe1
verified

skyuu72 commited on

fix stale v5 numbers throughout the card - it contradicted itself on phishing
054629c
verified

skyuu72 commited on

no-system-prompt safety verified: 46/46 refused, 0 leaks. + Meta attribution string
a3adc82
verified

skyuu72 commited on

fix stale refs in card
1c1c33e
verified

skyuu72 commited on

temp 0.3 quant safety: all 6 gates, identical to temp 0
a2ca7f0
verified

skyuu72 commited on

v1.0 LoRA adapter - rebuild merged fp16 from this
7823646
verified

skyuu72 commited on

v1.0 Q8_0
535eae1
verified

skyuu72 commited on

v1.0 Q4_K_M
a03278e
verified

skyuu72 commited on

fix version line: v1.0, not v5
8ac84e8
verified

skyuu72 commited on

v1.0 card, AUP, Modelfiles, evaluation evidence
27e800b
verified

skyuu72 commited on

initial commit
a61ad59
verified

skyuu72 commited on